Sn 도금을 통한 PCB 기판상의 솔더 범프 제작 및 미세조직 분석 |
김상혁1, 김성진1, 신한균1, 박현1, 허철호2, 문성재2, 이효종1 |
1동아대학교공과대학신소재공학과 2삼성전기기판사업부 |
Microstructural Analysis of Solder Bump Fabricated by Sn Electroplating on a PCB Substrate |
Sang-Hyeok Kim1, Seong-Jin Kim1, Han-Kyun Shin1, Hyun Park1, Cheol-Ho Heo2, Seongjae Moon2, Hyo-Jong Lee1 |
1Department of Materials Science and Engineering, Dong-A University, Busan 49315, Republic of Korea 2Substrate Solution, Samsung Electro-Mechanics, Busan 46754, Republic of Korea |
|
Received: 2 December 2020; Accepted: 8 February 2021. Published online: 24 March 2021. |
|
|
ABSTRACT |
To manufacture finer solder bumps, the SR and DFR patterns were filled using a Sn electroplating process instead of the microball process currently used in BGA technology, and the solder bump shape was fabricated through a reflow process. The microstructure of the solder bump was investigated by EBSD and TEM measurements. The EBSD results showed that the grain size of the Sn structure became finer after the reflow treatment and a scallop shape of Cu6Sn5 was formed on the Cu UBM. However, the Cu3Sn phase was difficult to measure in the EBSD measurement. The Cu3Sn compound could be investigated with TEM analysis. The Cu3Sn phase also existed in the Sn region, with a size of several tens of nanometers, due to the eutectic reaction. The volume fraction of the Cu6Sn5 phase in the Sn region could be calculated from the TEM image, and the concentration of copper dissolved in the liquid tin during the reflow process could be estimated from the volume fraction. It was possible to observe the Cu3Sn and Cu6Sn5 lattice images through high resolution TEM analysis, but it was difficult to observe the lattice coherency between the two phases because both were polycrystalline. Based on the results of this study, it is expected that solder bumps with a diameter of less than 100 µm can be robustly manufactured through the Sn electroplating process. |
Keywords:
electroplating, wetting, soldering, electron backscattering diffraction (EBSD) |
|